

# Identification of current transport mechanism in $\text{Al}_2\text{O}_3$ thin films for memory applications

Sivaramakrishnan Ramesh · Shibesh Dutta ·  
Balakrishnan Shankar · Sundar Gopalan

Received: 7 December 2013 / Accepted: 5 February 2014 / Published online: 1 March 2014  
© The Author(s) 2014. This article is published with open access at Springerlink.com

**Abstract** The effect of oxygen anneal on the electrical characteristics, especially on the current transport mechanism, of  $\text{Al}_2\text{O}_3$  films in the thickness range of 10–30 nm was examined in detail. The analyses were performed at electric fields of  $\leq 2.5$  MV/cm to effectively address the reliability of  $\text{Al}_2\text{O}_3$ -based devices operating in the low electric field regime. The general conduction mechanism equations were used to simulate the expected current density ( $J$ ) values for a given electric field ( $E$ ) range. The characteristic linear plots of the conduction mechanisms were then used to compare the experimental and simulated data to identify the most probable mechanism occurring in the dielectric. Parameters like barrier height and activation energy were extracted from the fit. It was found that oxygen anneal has profound effects on the electrical properties of  $\text{Al}_2\text{O}_3$  films, with annealed films demonstrating a different conduction mechanism than their unannealed counterparts, along with significant improvement in the leakage current and barrier height. This kind of analyses will help optimize the process conditions for  $\text{Al}_2\text{O}_3$  deposition and provide an optimal range for device operation, thus improving the reliability of  $\text{Al}_2\text{O}_3$  films for applications in CMOS logic and Flash memory.

**Keywords** Current transport mechanism · Thin films · Effect of anneal · CMOS logic application

## Introduction

Over the past few decades, the key to the continuous improvement in the performance of the “work horse” of the semiconductor industry, i.e., MOSFET has been scaling (Wilk et al. 2001; He et al. 2011; Robertson 2006). In 1974, when Robert Dennard and his team (Dennard et al. 1974) proposed a set of rules to scale the various device parameters for improved performance, little did they know that it will revolutionize the silicon industry. Throughout this period of extensive scaling, the performance and power specifications of the integrated circuit (IC) were effectively achieved (Robertson 2006), thus allowing the cost per chip to reduce drastically. Hence, the ICs essentially remained a Si-based CMOS technology. However, as scaling continues, (a)  $\text{SiO}_2$ , used as the gate dielectric, approaches its fundamental limit on physical thickness causing an increase in gate leakage current due to direct tunneling (He et al. 2011, Lee et al. 2006, Kim and Lee 2005), (b) short-channel effects start to dominate (Lee et al. 2006) and (c) current lithographic methods are challenged with the need of light sources with shorter wavelengths (Robertson 2006), thus questioning the device reliability at lower technology nodes and halting any improvement in the device performance. As performance enhancement through geometrical scaling becomes more challenging and demand for higher functionality increases, there is tremendous interest and potential to explore alternative gate stack technology, namely the high- $\kappa$  dielectrics (Wilk et al. 2001). Over the last decade, traditional  $\text{SiO}_2$  has been replaced with  $\text{SiO}_x\text{N}_y$  and then Hf-based high- $\kappa$  gate dielectrics in an effort to reduce the excessive tunneling leakage current at the gate (Robertson 2006, Lee et al. 2006, Kim and Lee 2005). Some of the critical requirements of a gate dielectric include (Wilk et al. 2001, He

S. Ramesh (✉) · S. Dutta · S. Gopalan  
Department of Electronics and Communication Engineering,  
Amrita School of Engineering, Amritapuri, Kerala 690525, India  
e-mail: sivaramakrishnanster@gmail.com


B. Shankar  
Department of Mechanical Engineering, Amrita School of  
Engineering, Amritapuri, Kerala 690525, India

et al. 2011, Robertson 2006, Jones et al. 2005), (a) thermal stability to withstand the high-temperature CMOS process flow, (b) high-quality silicon–insulator interface, (c) high band offset with Si to reduce carrier injection, d) high ‘ $\kappa$ ’ value to support future scaling of the gate dielectric and (e) low gate leakage.

Hf-based dielectrics,  $\text{HfO}_2$  for example, has been chosen to replace  $\text{SiO}_2$  due to its high ‘ $\kappa$ ’ value (25) and good thermal stability with Si (Lee et al. 2006). However,  $\text{HfO}_2$  has a lower bandgap (5.8 eV) compared to  $\text{SiO}_2$  (9 eV) and also crystallizes at a lower temperature (Robertson 2006, Bouazra et al. 2008) aiding leakage currents. Reducing the leakage current without degrading the carrier mobility is yet another challenge. It is reported (Lee et al. 2006) that mobility can be enhanced by thinning of the gate dielectric, in turn resulting in increased gate leakage.

Another important application of high- $\kappa$  dielectric is its use as an inter-poly dielectric (IPD), a.k.a blocking dielectric, in flash memory technology to improve the capacitive coupling for higher performance and reduce the gate leakage for better memory retention and low power dissipation (Kim and Lee 2005). As the name suggests, the blocking dielectric is used to block the leakage of the stored charge from the floating gate of a flash memory. Use of high- $\kappa$  dielectrics (hence, larger physical thickness) as blocking dielectric can effectively reduce the charge leakage and withstand higher operating voltages, thereby enhancing the programming and erasing speeds of the flash memory. Integration of non-volatile memory (NVM) within CMOS requires cell area scaling and voltage scaling, which is performed by scaling the inter-poly dielectric (IPD) (Wellekens et al. 2007). Since the traditional  $\text{SiO}_2$  has reached its physical limit, high- $\kappa$  dielectrics are the next best thing to be used as IPD. The ITRS 2011 roadmap includes high- $\kappa$  dielectrics as part of the Flash Memory Technology Requirements, to be used as an IPD, for the coming decade (International Technology Roadmap for Semiconductors 2011).

Among the available high- $\kappa$  materials,  $\text{Al}_2\text{O}_3$  is considered to be one of the most suitable candidates for high-performance memory, embedded flash and DRAM applications (Wilk et al. 2001; Lee et al. 2006; Kim and Lee 2005; Wellekens et al. 2008). It has been suggested in literature (Kolodzey et al. 2000) that sputtered  $\text{Al}_2\text{O}_3$  has an increased capacitive coupling and performance compared to conventional  $\text{SiO}_2$ .  $\text{Al}_2\text{O}_3$  is found to be immune to erase saturation and its memory retention capability is superior to that of  $\text{HfO}_2$  (Wellekens et al. 2007). It is chemically and thermodynamically stable and forms an atomically abrupt interface with Si (Afanas’Ev et al. 2002), making it a suitable replacement for  $\text{SiO}_2$ .  $\text{Al}_2\text{O}_3$  has a large band gap ( $\approx 8.7$  eV) (Robertson 2006; Kolodzey et al. 2000) and higher crystallization temperature



**Fig. 1** Schematic of flash memory gate stack structure

compared to  $\text{HfO}_2$  (Robertson 2006; Bouazra et al. 2008) and proven electrical characteristics. Hence, it is rightly being pursued for use as blocking dielectric in flash memories (Dutta et al. 2011). Fig. 1 shows a schematic of a gate stack structure used in flash memory.

The study of current transport mechanism of the gate dielectric provides valuable insight into the reliability characteristics of the devices (Kim and Lee 2005; Bouazra et al. 2008; Lee et al. 2004). Hence, a proper understanding of the mechanisms in the high- $\kappa$  dielectrics for flash memory and CMOS logic applications is necessary for a better design.

In this paper, we report the current transport mechanisms observed in  $\text{Al}_2\text{O}_3$  thin films in the thickness range 10–30 nm. It has been reported in literature (Wellekens et al. 2008) that increased retention in NVM is achieved using a thicker  $\text{Al}_2\text{O}_3$  IPD. So understanding the current transport mechanism in this thickness range is critical. We also analyze the effect of oxygen anneal on the current transport mechanisms and the electrical characteristics of  $\text{Al}_2\text{O}_3$  thin films in the electric field regime  $\leq 2.5$  MV/cm to effectively address the reliability concerns of  $\text{Al}_2\text{O}_3$ -based devices, operating under low electric fields, specifically for CMOS logic and flash memory applications.

## Experiments

The MOS capacitors used for analysis were fabricated on p-Si (100) substrates with a resistivity of 0.01–0.02  $\Omega$  cm. After RCA clean, thin  $\text{Al}_2\text{O}_3$  films were deposited by physical vapor deposition with an oxygen flow rate of 25 sccm and with target powers of 500 and 1000 W, at room temperature. Thickness and refractive index of the films were measured by Spectroscopic Ellipsometer (SE 800). This was followed by a post-deposition anneal (PDA) on selected samples. Finally after an aluminium gate metallization of all the samples, the devices were ready for electrical characterization. The unannealed  $\text{Al}_2\text{O}_3$  samples were fabricated to study the effect of anneal in the current

**Table 1** Process data for samples fabricated with different thicknesses and annealing conditions

Sample	Thickness (nm)	Refractive index	Annealing condition
Sample 1	12.7	1.65	15 s, 1000 °C in O <sub>2</sub>
Sample 2 <sub>a</sub>	27	1.6	Unannealed
Sample 2 <sub>b</sub>	24	1.7	15 s, 1000 °C in O <sub>2</sub>

transport mechanism. The PDA was carried out in oxygen ambient at 1000 °C for 15 s. A high PDA temperature is desired as it improves the program/erase performance (Wellekens et al. 2008).

The I–V characteristics were measured using Keithley 4200 SCS fully shielded probe station with triax chuck. The high-temperature I–V characteristics were measured for the samples in the voltage range 0–3 V. The measurements were conducted at different temperatures –25, 50, 100, 150 and 200 °C. Table 1 summarizes the process conditions of the Al<sub>2</sub>O<sub>3</sub> samples that were used for analysis.

## Results and discussions

The current-voltage (I–V) characteristics of a dielectric can be influenced by different conduction mechanisms each dominating in a certain temperature and voltage range. Some of the possible mechanisms that can occur in a dielectric include Schottky emission, Frenkel–Poole emission, Fowler–Nordheim, Space Charge Limited and Ohmic conduction (Sze 2010).

Table 2 summarizes the different possible relation between current density ( $J$ ) and the electric field ( $E$ ). The relations govern the conduction mechanism in a dielectric. The table also gives the characteristic linear plots for each mechanism. These conduction mechanism equations were used to simulate the expected ' $J$ ' values for a given ' $E$ '

**Table 2** Basic current transport mechanisms (Jones et al. 2005; Sze 2010; Perera et al. 2003; Chiu 2006)

Mechanism	J–V relation	Linear plot
Schottky emission	$J = A^* T^2 \exp \left\{ -q \frac{\phi_B - \sqrt{\frac{qE}{4\pi\epsilon_0\epsilon_d}}}{k_B T} \right\}$	$\ln(J/T^2)$ vs. $\sqrt{E}$
Frenkel–Poole emission	$J = E \exp \left\{ -q \frac{\phi_t - \sqrt{\frac{qE}{\pi\epsilon_0\epsilon_d}}}{k_B T} \right\}$	$\ln(J/E)$ vs. $\sqrt{E}$
Fowler–Nordheim emission	$J = E^2 \exp \left\{ \frac{-8\pi\sqrt{2qm^*}\phi_B^3}{3hE} \right\}$	$\ln(J/E^2)$ vs. $(1/E)$
Space charge limited emission	$J \propto E^n$	$\ln(J)$ vs. $\ln(E)$
Ohmic conduction	$J \approx E \exp \left( \frac{-\Delta E_{ae}}{k_B T} \right)$	$J$ vs. $E$

**Table 3** Constants used in Simulation (Jones et al. 2005; Bouazra et al. 2008; Lu et al. 2006)


Parameter	Value
Boltzmann constant ( $k_B$ )	$1.38 \times 10^{-23}$ J/K
Electron charge ( $q$ )	$1.602 \times 10^{-19}$ C
Permittivity of free space ( $\epsilon_0$ )	$8.854 \times 10^{-14}$ F/cm
Dielectric refractive index ( $n$ )	1.65
Dynamic permittivity ( $\epsilon_d$ )	$n^2$
Free electron mass ( $m_0$ )	$9.1 \times 10^{-31}$ Kg
Effective electron mass of dielectric ( $m^*$ )	$0.35 \times m_0$
Richardson constant ( $A^*$ )	$120 \left[ \frac{m^*}{m_0} \right]$
Barrier height ( $\phi_B$ )	To be extracted from fit
Electron activation energy ( $\Delta E_{ae}$ )	To be extracted from fit

range. Table 3 gives the values of constants used in simulation. The characteristic linear plots were then used to compare the experimental and simulated data to identify the most probable mechanism occurring in the dielectric. Certain dielectric parameters like Schottky barrier height, space charge power number were extracted from the fit and discussed.


### Sample 1

The  $J$  vs.  $E$  plots of the MOS capacitors from sample 1, measured at different temperatures, are shown in Fig. 2. The plots show three regions ( $\leq 1$  MV/cm, 1–1.7 MV/cm and 1.7–2.4 MV/cm) of dependence of the current density on the applied electric field. This is due to different conduction mechanisms governing each of those regions. The equations of some of the commonly occurring conduction mechanisms were used to simulate a fit and analyze the experimental data in each of the three regions.

1. Conduction in region 1 ( $\leq 1$  MV/cm): Figs. 3, 4 show the comparison of the experimental data with Frenkel–Poole and Ohmic conduction mechanisms. We can see that the experimental and simulated data do not fit. At electric fields  $\leq 1$  MV/cm the experimental data match best with the Schottky emission. Fig. 5 shows the comparison of the characteristic Schottky plots of both experimental and simulated data at two different temperatures. It has been reported (Cimpoiasu et al. 2004) that for a dielectric at room temperature, a barrier height of  $\geq 1.5$  eV is sufficient to suppress the thermionic current, in turn reducing the leakage. The Schottky barrier height,  $\phi_B$  obtained from the above fit is  $1.35 \pm 0.25$  eV, which is close to the desired value. Also interesting to note is that this value is higher compared to the value (0.78 eV) reported for Al<sub>2</sub>O<sub>3</sub> in literature for a thickness range for 100 nm



**Fig. 2**  $J$  vs.  $E$  characteristics of sample 1 measured at different temperatures




**Fig. 3** Comparison of experimental data with possible conduction mechanisms in region 1 of sample 1. The mismatch for Frenkel–Poole with measured data is shown

(Mikhaelashvili et al. 1998). It is most possible that the PDA at a high temperature has increased the bandgap and band offsets of  $\text{Al}_2\text{O}_3$ , resulting in an increase in barrier height, thus reducing the leakage current (Wellekens et al. 2007; Cimpoiu et al. 2004).


- Conduction in region 2 (1–1.7 MV/cm): In this region, the current density of the device seemed to satisfy a power law relation with the electric field, given by,

$$J \propto E^n \quad (1)$$

The above relation suggests the presence of the Space charge limited mechanism. The power number,  $n$  can be calculated from the slope of this plot. In general,  $n \approx 3$  for dielectrics with traps (Perera et al. 2003). However, the average power number obtained from the simulated fit of experiment data is  $n = 1.41$ . A lower power number indicates a reduction in the space charge current in this region.




**Fig. 4** Comparison of experimental data with possible conduction mechanisms in region 1 of sample 1. The mismatch for Ohmic conduction with measured data is shown




**Fig. 5** The  $\ln(J/T^2)$  vs.  $\sqrt{E}$  linear Schottky plots at different temperatures at electric fields  $\leq 1$  MV/cm. Also shown are the simulated fits for the data in this region

This reduction can be attributed to the injection of charge carriers at the gate electrode–dielectric interface (Perera et al. 2003). This mechanism can degrade data retention and must be carefully addressed. Fig. 6 shows the Space charge fit for the measured data in region 2. Figs. 7 and 8 show the mismatch of experimental data with Frenkel–Poole and Ohmic conduction mechanisms in this region.


- Conduction in region 3 (1.7–2.4 MV/cm): The Frenkel–Poole and Schottky mechanisms do not match with the experimental data (see Figs. 9–10). In this region, the experiment data fit best with the Ohmic conduction mechanism. The electron activation energy obtained from the fit is  $0.98 \pm 0.2$  eV. Figure 11 shows the fit for experiment data at two different temperatures in region 3. The tail observed in the plot is presumably the transition from and/or to another mechanism.




**Fig. 6** Space charge plots [ $\ln(J)$  vs.  $\ln(E)$ ] of measured data and the corresponding linear fits in the region 1–1.7 MV/cm




**Fig. 7** The mismatch of experimental data with Frenkel–Poole mechanism in region 2 of sample 1




**Fig. 8** The mismatch of experimental data with Ohmic conduction mechanism in region 2 of sample 1



**Fig. 9** Comparison of experimental data with possible conduction mechanisms in region 3 of sample 1. The mismatch for Frenkel–Poole with measured data is shown




**Fig. 10** Comparison of experimental data with possible conduction mechanisms in region 3 of sample 1. The mismatch for Schottky emission with measured data is shown




**Fig. 11** The  $J$  vs.  $E$  linear Ohmic plots in the region 1.7–2.4 MV/cm. Simulated ohmic plots fit best in this region





**Fig. 12**  $J$  vs.  $E$  characteristics of sample  $2_a$  at different temperatures




**Fig. 13** Comparison of the experimental data with possible mechanisms in sample  $2_a$ . The mismatch for Frenkel–Poole with measured data is shown


#### Sample $2_a$

Sample  $2_a$  is an unannealed sample (see Table 1). The  $J$  vs.  $E$  plots of the sample, measured at different temperatures, are shown in Fig. 12. The plots show two regions ( $\leq 0.8$  MV/cm and  $0.8$ – $1.1$  MV/cm) of dependence of the current density on the applied electric field. The Frenkel–Poole mechanism and the Ohmic conduction do not match with the data in the entire region of analysis from  $0$  to  $1.1$  MV/cm (see Figs. 13, 14).

The experimental data fit with the Schottky emission in the region  $\leq 0.8$  MV/cm. Fig. 15 shows the experiment and simulated Schottky plots. However, for the region  $0.8$ – $1.1$  MV/cm, there are no fit available. So it is most likely that multiple mechanisms are at play, though the reason is unknown at this point.



**Fig. 14** Comparison of the experimental data with possible mechanisms in sample  $2_a$ . The mismatch for Ohmic conduction with measured data is shown




**Fig. 15** The  $\ln(J/T^2)$  vs.  $\sqrt{E}$  plots of experiment and simulated data at different temperatures in the electric field region  $\leq 0.8$  MV/cm


#### Sample $2_b$

The  $J$  vs.  $E$  plots of the annealed sample, measured at different temperatures, are shown in Fig. 16. Interestingly, we can see a single region ( $0.4$ – $1.7$  MV/cm) of discernible dependence of the current density on the applied electric field. It is possible that a single type of current transport mechanism is dominating in this sample through out the applied voltage range. Also, the current density of the annealed sample  $2_b$  is an order of magnitude less compared to the unannealed sample  $2_a$ .

Initially when  $\text{Al}_2\text{O}_3$  film is deposited at room temperature, it is in amorphous state. A thermal anneal leads to a gradual ordering and densification of the film (Afanas'Ev et al. 2002; Cimpoiasu et al. 2004). Thus, the oxygen anneal resulted in lesser number of defects or traps,




**Fig. 16**  $J$  vs.  $E$  characteristics of sample  $2_b$  at different temperatures




**Fig. 17** Comparison of the experimental data with possible mechanisms in sample  $2_b$ . The mismatch for Frenkel–Poole with measured data is shown

reducing the leakage current (Aguado et al. 2007; Paskaleva et al. 2002).

Since the electric field is very low ( $\leq 2$  MV/cm) and the films are thick enough (24 nm), possibility of electrons tunneling through the dielectric is very less. Figs. 17 and 18 show the comparison of the data with Frenkel–Poole and Schottky mechanisms. Further analysis revealed that the conduction mechanism in the annealed sample matched with both Ohmic conduction and Space Charge Limited. However, the Space charge power number obtained from fit is close to unity or in other words  $J \propto E$  which is similar to the Ohmic conduction relation from Table 2 ( $J \approx E \exp(-\frac{\Delta E_{sc}}{k_B T})$ ). So we can safely conclude that Ohmic conduction is the dominant mechanism in this sample. There is a plausible explanation to this assumption. Current conduction in the ohmic mechanism is governed by a



**Fig. 18** Comparison of the experimental data with possible mechanisms in sample  $2_b$ . The mismatch for Schottky emission with measured data is shown



**Fig. 19** Ohmic plots of experiment and simulated data in the region 0.4–1.7 MV/cm

hopping mechanism, where the electrons hop between the defect states present in the dielectric (Perera et al. 2003). These defect states could be due to the formation of mobile interstitial Si species (Dutta et al. 2011). During the anneal,  $O_2$  diffuses into the dielectric and reacts with the bulk Si at the dielectric–substrate interface. The oxidized Si, then occupies a larger volume, thus, generating mobile interstitial Si species. It is reasonable to conclude that the  $O_2$  anneal has changed the dominant conduction mechanism from multiple in unannealed sample to a dominant ohmic conduction in the annealed sample. This way, by carefully changing the process conditions, the type of conduction mechanism occurring in the dielectric can be effectively controlled. Fig. 19 shows the Ohmic conduction fit with measured data. The electron activation energy was found to be 1.08 eV from the fit.

**Table 4** Analysis summary

Sample	Region of analysis	Mechanism observed and remark
Sample 1	$\leq 1$ MV/cm	Schottky emission: improvement in $\phi_B$ due to high-temperature PDA; possible reduction in leakage current
Sample 1	1–1.7 MV/cm	Space charge limited: lower power number due to carrier injection at the electrode; can degrade memory retention
Sample 1	1.7–2.4 MV/cm	Ohmic conduction
Sample 2 <sub>a</sub>	$\leq 1.1$ MV/cm	Multiple mechanisms playing a role; not desired; difficult to predict the electrical characteristics in this operating region
Sample 2 <sub>b</sub>	0.4–1.7 MV/cm	Ohmic conduction: formation of mobile Si species due to PDA; transformation of conduction mechanism after anneal; process conditions can be carefully altered to control the mechanism occurring in the dielectric

## Conclusions

MOS capacitors with PVD  $\text{Al}_2\text{O}_3$  as dielectric were fabricated. The effect of  $\text{O}_2$  anneal on the current transport mechanism of  $\text{Al}_2\text{O}_3$  was studied. Table 4 lists out the conduction mechanisms observed under different operating fields for each sample. The table also summarizes the inference made from the analysis. It is observed that annealing in  $\text{O}_2$  improves the barrier height at the gate electrode–dielectric interface, thus reducing the leakage current. Reduction in current conduction can improve the reliability of devices operating under extreme conditions. Multiple mechanisms play a role in the unannealed sample, which makes the prediction of electrical characteristics and reliability very difficult. We also found that the high-temperature  $\text{O}_2$  anneal has completely transformed the conduction mechanism of the dielectric. The above analysis of current transport mechanisms in different regions of operating fields for  $\text{Al}_2\text{O}_3$  will give a broad insight and help choose the appropriate voltage range for operation for  $\text{Al}_2\text{O}_3$ -based memory devices. The role of process conditions in modifying the conduction mechanism occurring in the dielectric is more clear and these observations will help improve the process conditions for  $\text{Al}_2\text{O}_3$  and its reliability for CMOS logic and Flash memory applications.

**Acknowledgements** Part of the reported work (fabrication/characterization) was carried out at the Center of Excellence in Nanoelectronics, Indian Institute of Technology, Bombay under Indian Nanoelectronics Users' Program which has been sponsored by Department of Information Technology, Ministry of Communications

and Information Technology (Government of India). The authors would like to acknowledge Dr. Anil Kottantharayil and his graduate students at the Indian Institute of Technology, Bombay for their technical inputs.

**Open Access** This article is distributed under the terms of the Creative Commons Attribution License which permits any use, distribution, and reproduction in any medium, provided the original author(s) and the source are credited.

## References

- Afanas'Ev VV, Stesmans A, Mrstik BJ, Zhao C (2002) Impact of annealing-induced compaction on electronic properties of atomic-layer-deposited  $\text{Al}_2\text{O}_3$ . *Appl Phys Lett* 81(9):1678–1680
- Aguado DR, Govoreanu B, Degraeve R, Van Houdt J, De Meyer K (2007) A Study of the as-processed and generated leakage paths in  $\text{Al}_2\text{O}_3$ -based dielectric stacks for nonvolatile memory applications. ESSDERC 2006 - Proceedings of the 36th European Solid-State Device Research Conference, art. no. 4099942:407–410
- Bouazra A, Abdi-Ben Nasrallah S, Poncet A, Said M (2008) Current tunnelling in MOS devices with  $\text{Al}_2\text{O}_3/\text{SiO}_2$  Gate Dielectric. *Res Lett Phys*. doi:10.1155/2008/286546
- Chiu FC (2006) Interface characterization and carrier transportation in metal/ $\text{HfO}_2$ /silicon structure. *J Appl Phys* 100(11): 114102
- Cimpoiasu E, Tolpygo SK, Liu X, Simonian N, Lukens JE, Likharev KK, Klie RF, Zhu Y (2004) Aluminum oxide layers as possible components for layered tunnel barriers. *J Appl Phys* 96(2):1088–1093
- Dennard RH, Gaensslen FH, Yu H-N, Rideout VL, Bassous E, LeBlanc AR (1974) Design of Ion-Implanted MOSFET's with very small physical dimensions. *IEEE J Solid-State Circuits*, SC-9(5):256–268
- Dutta S, Ramesh S, Shankar B, Gopalan S (2011) Effect of PVD process parameters on the quality and reliability of thin (10–30 nm)  $\text{Al}_2\text{O}_3$  dielectrics. *Appl Nanosci*. doi:10.1007/s13204-011-0033-0
- He G, Zhu L, Sun Z, Wan Q, Zhang L (2011) Integrations and challenges of novel high-k gate stacks in advanced CMOS technology. *Prog Mater Sci* 56(5):475–572
- International Technology Roadmap for Semiconductors (2011) Process integration, devices and structures, 2011 ITRS Edition
- Jones MN, Kwon YW, Norton DP (2005) Dielectric constant and current transport for  $\text{HfO}_2$  thin films on ITO. *Appl Phys A Mater Sci Process* 81(2):285–288
- Kim YH, Lee JC (2005) Hf-based high- $\kappa$  dielectrics: process development, performance characterization, and reliability. Morgan and Claypool Publishers, USA, ISBN 1598290045
- Kolodzey J, Chowdhury EA, Adam TN, Qui G, Rau I, Olowolafe JO, Suehle JS, Chen Y (2000) Electrical conduction and dielectric breakdown in aluminum oxide insulators on silicon. *IEEE Trans Electron Devices* 47(1):121–128
- Lee JH, Kim JP, Lee JH, Kim YS, Lim HJ, Jung HS, Doh SJ, Lee NI, Kang HK (2004) Lifetime projections and conduction mechanisms for Hafnium based high- $\kappa$  capacitor dielectrics using low thermal budget process. Annual Proceedings — Reliability Physics (Symposium), 579–580
- Lee BH, Oh J, Tseng HH, Jammy R, Huff H (2006) Gate stack technology for nanoscale devices. *Mater Today* 9(6):32–40
- Lu YK, Chen XF, Zhu W, Gopalkrishnan R (2006) Growth and characterization of  $\text{HfO}_2$  high- $\kappa$  gate dielectric films by laser molecular beam epitaxy (LMBE). *J Mater Sci* 17(9):685–688



- Mikhaelashvili V, Betzer Y, Prudnikov I, Orenstein M, Ritter D, Eisenstein G (1998) Electrical characteristics of metal-dielectric-metal and metal-dielectric-semiconductor structures based on electron beam evaporated  $\text{Y}_2\text{O}_3$ ,  $\text{Ta}_2\text{O}_5$  and  $\text{Al}_2\text{O}_3$  thin film. *J Appl Phys* 84(12):6747–6752
- Paskaleva A, Atanassova E, Novkovski N, Pecovska-Gjorgjevich M (2002) Conduction mechanisms in thin RF sputtered  $\text{Ta}_2\text{O}_5$  films on Si and their dependence on  $\text{O}_2$  annealing. *MIEL 2002 - 23rd International Conference on Microelectronics*, 2, pp. 755–758
- Perera R, Ikeda A, Hattori R, Kuroki Y (2003) Trap assisted leakage current conduction in thin silicon oxynitride films grown by rapid thermal oxidation combined microwave excited plasma nitridation. *Microelectron Eng* 65(4):357–370
- Robertson J (2006) High dielectric constant gate oxides for metal oxide Si transistors. *Rep Prog Phys* 69(2):327–396
- Sze SM, Ng Kwok K (2010) *Physics of semiconductor devices*, 3rd edn, Wiley, New Delhi, India
- Wellekens D, Blomme P, Govoreanu B, De Vos J, Haspeslagh L, Van Houdt J, Brunco DP, Van Der Zanden K (2007)  $\text{Al}_2\text{O}_3$  Based flash interpoly dielectrics: a comparative retention study. *ESSDERC 2006-Proceedings of the 36th European Solid-State Device Research Conference*, art. no. 4099900, 238–241
- Wellekens D, De Vos J, Van Houdt J, Van Der Zanden K (2008) Optimization of  $\text{Al}_2\text{O}_3$  Interpoly Dielectric for Embedded Flash Memory Applications. *Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design*, Proceedings, NVSMW/ICMTD, art. no. 4531809, 12–15
- Wilk GD, Wallace RM, Anthony JM (2001) High- $\kappa$  gate dielectrics: current status and materials properties considerations. *J Appl Phys* 89(10):5243–5275
- Yang BL, Lai PT, Wong H (2004) Conduction mechanisms in MOS gate dielectric films. *Microelectronics Reliability* 44(5):709–718